I need help with a verilog/vhdl code to drive sevomotor using fpga.

Question

1.00/5 (2 votes)

See more:

I'm doing a project in which I'm using a potentiometer to drive servomotor using FPGA. The potentiometer's output will be fed into the atmega16 microcontroller for analog to digital conversion. After conversion the 8 bit data is wirelessly and serially transmitted through the UART of Atmega16 microcontroller. I completed this part of my project. But I'm facing problem with the next part. In the next part I have to develop a Verilog/VHDL code which will be dumped into the FPGA, which will take the serial data from the Atmega16. The code will have clock module which will generate the clock for UART and servomotor,a UART receiver module implemented with buffer and a register.The baud rate is default i.e 9600. The code will also have a PWM generator module which will take data received by the UART receiver module. I'm also planning to use an Altera DE2 FPGA board.I'm using FUTABA S3003 servomotor in this project. I really need help with this code. Please help if you can. Thank you.

What I have tried:

I generated the clock module successfully(which is not an achievement to boast about) and I'm unable to to do the rest. Please help, it's a humble request.

Posted 15-Feb-16 3:35am

animesh2110

Add a Solution

Comments

Richard Deeming 15-Feb-16 10:14am

Nobody here is going to do your work for you. We're happy to help if you have specific questions about code you have written, but we're not going to write the code for you.

1 solution

Add a Solution

Add your solution here

Treat my content as plain text, not as HTML

Preview 0

…

Existing Members

Sign in to your account

...or Join us

Download, Vote, Comment, Publish.

Your Email
Password
Forgot your password?

Your Email
This email is in use. Do you need your password?
Optional Password

I have read and agree to the Terms of Service and Privacy Policy
Please subscribe me to the CodeProject newsletters

When answering a question please:

Read the question carefully.
Understand that English isn't everyone's first language so be lenient of bad spelling and grammar.
If a question is poorly phrased then either ask for clarification, ignore it, or edit the question and fix the problem. Insults are not welcome.
Don't tell someone to read the manual. Chances are they have and don't get it. Provide an answer or move on to the next question.

Let's work to help developers, not make them feel stupid.

This content, along with any associated source code and files, is licensed under The Code Project Open License (CPOL)

OriginalGriff · Answer 1 · 2016-02-15T04:24:00

As Richard says, we're not here to do your work for you.
And as it happens we have very few FPGA developers here - you might be better looking at a more "focussed" website that routinely deals with them. We are primarily software, so try Verilog or Altera themselves and see where they can recommend.