Click here to Skip to main content
15,885,914 members
Articles / Programming Languages / C

How to Design an AXI4 Stream Interface in Vitis HLS

Rate me:
Please Sign up or sign in to vote.
5.00/5 (1 vote)
21 Feb 2024MIT4 min read 8.8K   69   1  
A walkthrough and source code for designing a stream interface in Vitis HLS
This article contains a quick guide on how to design a AXI4 stream interface in Vitis HLS, a description of what is Vitis HLS and why you might prefer to use it for your FPGA designs.

Views

Daily Counts

Downloads

Weekly Counts

License

This article, along with any associated source code and files, is licensed under The MIT License


Written By
United States United States
This member has not yet provided a Biography. Assume it's interesting and varied, and probably something to do with programming.

Comments and Discussions